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FOREWORD
I
This report is a summary of the work performed onI
	
	 NASA Contract NAS8-31944. The investigation was conducted
for the National Aeronautics and Space Administration,
I George C. Marshall Space Flight Center, Huntsville,
Alabama. The Contracting Officer's Technical Representative
was Mr. F. Villella.I
The short-term objective of this preliminary study
of transisters, diodes, and FETS is to evaluate the
reliability of these discrete devices, from different
manufacturers, when subjected to power and `emperature step
stress tests.I The long-term objective is to gain more knowledge
of accelerated stress testing for use in future testing ofI discrete devices, as well as to determine which type of
stress should be applied to a particular device or design.
(
This report is divided as follows: description of tests,
I
figures, tables, and appendix.
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1.0	 INTRODUCTION
DCA Reliability Laboratory, under Contract
NASS-31944 for NASA/Marshall Space Flight Center,
Ihas compiled data for the purpose of evaluating
the effect of power/temperature step stress when
I
applied to a variety of semiconductor devices.
This report covers the switching diode JANTX1N5615
I	 manufactured by SEMTECH and MICRO SEMI0NDUCTOR.
I	 1.1
	 Sample Distribution
al of 48 samples from each manufacturer were
submitted to the process outlined in Table 1. In
addition, two control sample units were maintained
for verification of the electrical parametric
I
testing.
1	
2.0
	
TEST REQUIREMENTS
	
2.1
	
Electrical
All test samples were subjected to the electrical
tests outlined in Table 2 after completing the
I prior power/temperature step stress point. These
tests were performed using the Fairchild Model 600
E
s I	 High-Speed Computer-Controlled Tester. Additional
bench testing was also required on the devices.
	
2.2
	
Stress Circuit
I The test circuit shown in Figure 1 was used to
power all the test devices during the power/temper-
ature stress conditions. The voltage was set by VF
Iand the current was varied in order to comply with
the specified power rating for the device. At
Ileast one of the devices was subjected to maximum
1
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I
rated power	 (MRP);	 All remaining devices were
I
subjected to no less than 90% of MRP. See Figure 1
for load resistance values and voltages.
2.3 Group I - Power Stress
Thirty-two units, 	 16 from each manufacturer, were
4I submitted to the Power Stress Process. The diodes
were stressed in 500-hour steps at 50, 100, 125,
I150 and 175 percent of maximum rated power 	 (MRP)
for 2500 hours or until 50% or more of the devices
I
in a sample lot failed.*	 Electrical measurements
were	 performed	 on	 all	 specified electrical
I parameters	 after	 each	 power	 step.	 See	 Ta-
ble 1.	 (*See Notes at end of text.)
I2.4 Group II - Temperature Stress I
Thirty-two units,	 16 from each manufacturer, were
submitted to the Temperature Stress	 I	 Process.
Group II was subjected to 1600 hours of stress at
I
maximum rated power	 in increments of 160 hours.
The temperature was increased in steps of 250C,
commencing at 750C and terminating at
	
300 0C orI
until 50 % or more of the devices failed.* 	 Electri-
cal measurements were performed on all specified
electrical parameters after each temperature step.
See Table 1.
I ^
2.5 Group III - Temperature Stress II
I
Thirty - two units, 16 from each manufacturer, were
submitted to the Temperature Stress II Process.
I
Group III was subjected to 112 hours of stress at
maximum rated power in increments of 16 hours with
temperature steps of 25 0C, commencing at 150 0C andI
terminating at 300 0C or until 50% or more of the
2
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devices in a sample lot failccl. ; Electrical
measurements were performed on all specified
electrical parameters after each temperature step.
See Table 1.
3.0	 DISCUSSION OF TEST RESULTS
3.1	 Group I - Power Stress
3.1.1 Semtech. The Semtech sample lot completed 1525
hours of Group I Testing before the lot was
stopped because 5U ,6, of the devices failed. The
first six failures occurred 500 hours into the
100% MRP step. Serial nLmbers 7495, 7496, 7497,
7498, 7499, and 7501 failed the maximum I  limit.
The next failure occurred 250 hours into the 125%
MRP step. Serial number 7502 failed the maximum I 
limit. The last failure occurred 25 hours into the
150% MRP step. Serial number 7500 failed the
maximum I  limit. Typical characteristics of this
sample lot's performance were:
1) The mean value for I  changed 3.56nA
from an initial mean of 36.51nA to a final
mean of 40.07nA.
2) The mean value for VF changed 0.022V
from an initial mean of 1.388V to a final
mean of 1.41V.
The control units for this sample lot remained
constant throughout the entire Group I Testing.
3.1.2 Micro Semiconductor. The Micro Semiconductor
sample lot completed 165^ hours of Group I Testing
before the lot a:az stopped because more than 50%
of the devices failed. The first two failures
3
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occurred 250 hours
'
, into the 125% MPP step. Serial
number 7530 failed the maximum I  limit. Serial
number 7531 was removed from the Group I Testing
as a visual catastrophic failure.* The next four
failures occurred 25 hours into the 150% MRP step.
Serial numbers 7526, 7528, 7535 and 7538 were
removed from the Group I Testing as visual
catastrophic failures.* The last three failures
occurred 150 hours into the 150% MRP step. Serial
numbers 7533, 7534, and 7540 were removed from the
Group I Testing as visual catastrophic failures.
(See Table 8 for explanation.) Typical characteris-
tics of this sample lot's performance were:
1) The mean value for I  changed
128.48nA from an initial mean of 95.62nA to
a final mean of 224.lnA.
2) The mean value for VF changed 0.018V
from an initial mean of 1.0999V to a final
mean of 1.081V.
The control units for this sample lot remained
constant throughout the entire Group I Testing.
3.1.3	 Statistical Summary - Group I. Table 4 outlines
the sults of Group I - Power Stress Process for
each of the electrical parameters and all
measurement points for both Siemens and Micro
Se.-Aconductor. .
3.2	 Group II - Temperature Stress I
I	 3.2.1	 Semtech. The Semtech sample lot completed 480
hours of Group II Testing before the lot was
I
stopped because 50% of the devices failed. The
first two failures occurred 160 hours into the
4
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100 0C-temperature ptep. Serial numbers 7505 and
7506 failed the maximum I  limit. The last six
failures occurred 160 hours into the 1250C-tempera-
ture step. Serial numbers 7503, 7504, -7508,, 7509,
and 7510 failed the maximum I  limit. Typical
I
characteristics of this sample lot's performance
were:
1) The mean value for I  changed 1.19mA
Ifrom an initial Tcean of 50.9lnA to a final•
mean of 1.19mA.
I2) The mean v:tue for VF changed 0.013V
from an initial meean of 1.374V to a final
I	 mean of 1.387V.
I	 The control unitE for this sample lot remained
I
constant throughout the entire Group II Testing.
3.2.2	 Micro Semiconductor. The Micro Semiconductor
Isample lot completed a total of 640 hours of Group
II Testing before the lot was stopped because 50%
Iof the devices failed. The first two failures
occurred 160 hours into the 125`'C-temperature
step. Serial number 7542 was removed from the
Group II Testing as a visual catastrcrhic failure.
i (See Table 8 for explanation.) Serial number 7553
failed the maximum IR limit. The last six failures
occurred 160 hours into the 1500C-temperature
step. Serial numbers 7547, 7548, and 7556 failed
the maximulr, I  limit. Serial number 7544 was
Iremoved from the Group II Testing as a visual
catastrophic failure.* Serial numbers 7554
I
and 7555 were removed from the Group II Testinq as
visual catastrophic failures. (See Table 8 for
j
explanation.) Typical characteristics of this
sample lot's performance were:
5
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1) The mean value for I  changed
964.96nA from an initial mean of 77.04nA to
a final mean of 1.042PA.
2) The mean value for VF changed 0.020V
from an initial mean of 1.110V to a final
mean of 1.130V.
The control units for this sample lot remained
constant throughout the entire Group II Testing.
Table 5 of this
of Group II -
for each of the
the measurement
mtech and Micro
3.2.3 Statistical Summary - Group II.
report outlines the results
Temperature Stress I Testing,
electrical parameters and all of
points pertaining to both Se
Semiconductor.
3.3	 Group III - Temperature Stress II
3.3.1	 Semtech. The Semtech sample lot completed a total
of ours of Group III Testing before the lot
was stopped because 50% of the devices failed. The
first seven failures occurred 16 hour] into the
15000-temperature step. Serial numbers 7511, 7512,
7513, 7514, 7516, '/517, and 7518 failed the
maximum I R limit. The last failure occurred 16
hours into the 175 0C-temperature step. Serial
number 7515 failed the maximum I  limit. Typical
characteristics of this sample lot's performannce
were:
1) The mean value for I  changed 3.798mA
from an initial mean of 49.14nA to a final
mean of 3.798mA.
2) The mean value for VF changed 0.005V
from an initial mean of 1.339V to a final
6
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mean of 1.344V.
The control units for this sample lot remained
constant throughout the entire Group III Testing.
3.3.2 Micro Semiconductor. The Micro Semiconductor
sample lot completed the entire 112-hour Group III
Testing with 11 catastrophic failures. The first
failure occurred 16 hours into the 225 0C-temper a-
ture step. Serial number 7561 failed the maximum
I  limit. The next four failures occurred 16 hours
into the 275 0C-temperature step. Serial num-
ber 7558 failed the maximum I  limit. Serial
numbers 7557, 7565, a,.d 7569 were removed from the
Group III Testing as visual catastrophic failures.
(See Table 8 for explanation.) The last six
failures occurred 16 hours into the 300 0C-tempera-
ture step. Serial number 7572 was removed from the
Group III Testing as a visual catastrophic
failure.* Serial numbers 7563, 7564, 7566, 7567,
and 7568 were removed from the Group III Testing
as visual catastrophic failures (See Table 8 for
explanation.) Typical characteristics of this
sample lot's performance were:
1) The mean value for I  changed 18.2111A
from an initial mean of 87.09nA to a final
mean of 18.3011A.
2) The mean value for VF changed 0.011V
from an initial mean of 1.108V to a final
mean of 1.119V.
The control units for this sample lot remained
constant throughout the entire Group III Testing.
	
3.3.3	 Statistical Summary - Group III. Table 6 outlines
7
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the results of Group III - Temperature Stress II
Testing, for each of the electrical parameters and
I	 all of the measurement points for both Semtech and
Micro Semiconductor.
	
4.0	 FINAL DATA SUMMARY
Tabt.e 7 statistically summarizes the change in the
mean value from the zero-hour data to the final
data. The graphs of Figures 2 and 4 plot the
cumulative percent failures versus the temperature
stress level for Group Ii - Temperature Stress I,
and Group III - Temperature Stress II. The graphs
of Figures 3 and 5 plot the time step for Group II
(160 hours) and Group III (16 hours) versus the
temperatures T1 and T2 calculated from Figures 2
and 4. Tables 8 and 9 summarize the failures
encountered for all three stress groups. The
failures are separated into two categories:
catastrophic failures in Table 8 and parametric
failures in Table 9. The data from Table 8 were
I used as a source for the graphs in Figures 2
and 4. Figures 2 and 4 were used as a source for
the graphs in 3 and 5, respectively. Junction
temperature is plotted on an inverse hyperbolic
scale.
	
5.0
	
CONCLUSIONS
Each of the three stress tests proved to be
detrimental to both Semtech and Micro Semiconduc-
tor. Both manufacturers exceeded the 508 failure
rate in all three groups. However, the MSC lots
were processed about 100 hours longer than the
Semtech lots in each case. The Semtech failures
8
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I
were all due to reverse leakage current. Failure
Analysis of Groups  and II revealed that these
failures were caused by conductive external paint.
When a band of paint was removed from each diode
to interrupt the electrical conductivity, the
diodes reverted to within acceptable test limits.
The failure mode for the Micro Semiconductor lots
was mainly visual but there were some I  failures
also. The Group I MSC diodes that were submitted
to failure analysis failed due to glass and
silicon breakage caused by exposure to excessive
'	 power-generated heat. The three diodes submitted
I to failure analysis from the Group III sample lot
exhibited significant drift in breakdown voltage
and leakage during the curve tracer tests. The
iparts seem to be effected from surface contamina-
tion. The source of the contamination is unknown,
I
particularly since one diode had the voltage drift
problem and is still hermetically seamed.
I
A graph showing the cumulative failure distribu-
tion for Group II was drawn for the Semtech
I (Figures 2 and 3) and Micro Semiconductor
(Figures 4 and 5) sample lots, but because of the
visual catastrophic failures the Group III
I	 distributions could not be plotted. Likewise, the
activation energies for both manufacturers could
I
not be calculated.
A broken circle around a marked point on the graph
i	 indicates a freak failure not calculated as part
I	 of the regression line. A solid circle around a
 marked point indicates an isolated main failure
point. The regression line was calculated using
the least squares method.
I
9
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I	
The activation energy was calculated from the
formula:
8.63 x	 10 -5 eV/ oK
	
t i 	 1	 _	 1
	
E = 2n t
2 	1 T 1 + 273 )	 T2+273 J eV
Where:	 t 1 =	 step	 of	 Group	 II - Temp Stress	 I =	 160	 hrs.
t 2 =	 step	 of	 Group	 III - Temp Stress	 II =	 16	 hrs.
T 	 = temperature	 in 0  of	 16% failure for	 Group	 11.
T 2 =	 temperature	 in 0  of	 16% failure for	 Group	 III.
NOTE:
* Conditions for failure:
A) Open or short
B) Leakage exceeds the maximum limit by 100 times
C) Other parameters exceed MIL limits by 50% or more.
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TA"LE 1
TEST FL`)!l DIAGRAM
I	 INITIAL
EEECTRICAL
TESTS
Per Table 2.
(2)* J	 16)	 (1-6
Temperature Step	 Temperature Step
Non-Operating	 Power Stress	 Stress I	 Stress 11
Control Group	 TA = 25°C	 100 Percent MRP	 100 Percent MRP
Note 3	 Note 4
0.50 MRP
	
500 Hours	
T A = 75 °C	 TA = 150°C
Note 1	 t 
= 160 Hours	 t = 16 Hours
	
50 .0Hours	 `	
TA = 100°C	 TA = 175°C
Note 1	 t = 160 Hours	
t = 16 Hours
I	 1.25 MRP	 TA = 125°C
	
TA = 200°C
500 Hours
t = 160 Hours	 t = 16 Hours
I
Note 2
1.5 MRP
	500 Hours	 25°C Steps
	
25°C Steps
Note 2
	
1.75 MRP	 TA = 300°C
	
TA = 300°C
500 Hours
t = 160 Hours	 t = 16 Hours
I
Note 2
*Quantity per manufacturer (Semtech and Micro Semiconductor)
NOTES:
1) Electrical measurements per Table 2 were made at 50, 150, 250 and 500 hours.
2) Electrical measurements per Table 2 were made at 10, 25, 50, 150, 250 and 500 hours.
3) Electrical measurements per Table 2 were made at t.« end of each 160 hours.
I
4) Electrical measurements per Table 2 were maue at the end of each 16 hours.
+ rf
I
I
16
rl
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JANTX1N5615
A
I
I
I
I
NOTE
FOR TABLES
4 THROUGH 7
The minimum/maximum initial and final
data generally have an absolute accuracy
of +1% of the reading and + one digit
except for readings greater than 9.99mA
which have an absolute accuracy of +2%
of the reading and + one digit. The data
also have a resolution for four digits.
The standard deviations, means, delta
means, and average means are, therefore,
valid indicators of trends over time and
temperature, excepting the minor
statistical computer error of supplying
a constant number of significant digits.
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JANTMN5615
IpG:i9
FAILURE ANALYSIS
Date 3 January 1979
J1N 2CN242-17A P/N	 1N5615 MFR SEMTECH
FAILURE VERIFICATION:
End Point: End Point:
50PA Max. 0.4-2.4 V
PIV I 	 @ VF @ INITIAL INITIAL
SIN -volts- 200 V.dc 3.OA	 do REJ. AT TEST REJ. FOR:I SEQUENCE NO.:.
7495 R = 4.8x10 50 >50uA 21 (125% MRP IR
Sint 430 <100nA 1025 Hrs.)
!move
17500 R = 3x1060 >50uA 31 (150% MRP IR
tint 480 0.1vA 1510 Hrs.)
!move
1 501 R = 4.5x10 512 >50l,A 19 (100% MRP IR
tint 410 0.4A 1000 Hrs.)kemoved
VISUAL INSPECTION:
I
There
t
were no significant visual defects on these diodes (see Figure A-1).
*h FE trace present. Cannot meet stated test conditions. (Leaky)
t*h FE trace very leaky.
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
D=drift H=hysteresis Inv=inversion R=resistive S=soft Uns=unstable
27
JANTXIN561
eraWAD
FAILURE ANALYSIS
Date
	 3 January 1979
jlN 2CN242-17A p/N	 1N5615 MFR MICRO SEMICONDUCTOR
FAILURE VERIFICATION:
End Point: End Point:
50uA Max. 0.4-2.4 V
PIV I 	 @ VF @
INITIAL INITIAL
SIN
-volts- REJ. AT TEST REJ. FOR:200 V. do 3. OA	 do SEQUENCE NO.1
7531 Cannot test Cannot test Cannot test 27 (125% MRP Visual
1250 Hrs.)
7534 Cannot test Cannot test Cannot test 37 (150% MRP Visual
1650 Hrs.)
7538 Cannot test Cannot test Cannot test 33 (150% MPR Visual
1525 Hrs.)
VISUAL INSPECTION:
All three samples
I
exhibit broken glass and silicon die (see Figure A-2).
I
* h
 FE trace present. Cannot meet stated test conditions. (Leaky)
** FE trace very leaky.
I D=drift H=hysteresis Inv=inversion R=resistive S=soft Uns=unstable
28
y }	 JANTX1N5615
I
CONCLUSIONS:
I
The Semtech samples failed because of conductive
I external paint. When a band of paint was removed from each
diode to interrupt its electrical continuity, the diodes
past within acceptable test limits. (See Failure Verifica-
tion data above.)
All Micro Semiconductor samples failed due to
Iglass and silicon breakage which was caused by exposing the
diode components to excessive power-generated heat.
29
APCPAI JANTXlNS615
I
FTGURE A-1.
S/N 7495, Semtech, 10X.
Typical Semtech diode after removing a band
of paint to interrupt its electrical continuity.
FTGURF. A-2
S/N 7531, Micro Semiconductor, 12X.
Typical Micro Semiconductor diode
showing broken glass and silicon.
30

FAILURE ANALYSIS
Date
	 7 April 1978
J/N 2CN242-17C	 PIN	 1N5615 MPR SEMTECH
FAILURE VERIFICATION:
PIV IR @ VF @ INITIAL INITIAL
SIN -volts- REJ. AT TEST REJ. FOR:
200 V. do 3 A	 do SEQUENCE NO.:a.
03 460 3.2mA(R) 1.45 volts 05 1 
04 380 5 mA (R) 1.20 volts 05 IR
05 480 9 mA (R) 1.20 volts 05 1 
After stripping pain :
03 40 nA
04 64 nA
05 160 nA
INTERNAL VISUAL INSPECTION
No internal visual inspection performed.
*h FE trace present. Cannot meet stated test conditions.	 (Leaky) %
**h FE trace very leaky.
-	 - - - - - - - - - - - - - - - - - - - - - -
- - - - -
- - -	 - - - -
D=drift H=hysteresis Inv=inversion R=resistive S=soft Uns=unstable
i
32
JAN+X1N5615
/.`
FAILURE ANALYSIS
4 Date	 7 Anril 1978
J/N	 2CN242-17C	 PIN	 1N5615 MFR MTCRO SEMICONDUCTOR
FAILURE VERIFICATION:
PIV I	 @ V , @ INITIAL INITIAL
SIN R 1 REJ. AT TEST REJ. FOR:
-volts- 200 V. do 3 A	 do SEQUENCE NO.:
7558 300 350wA 1.12 volts 13 (27500 1 
7561 420 1OOwA 1.12 volts 09 (2250C) I 
7568 360 350uA 1.12 volts 15 (30000 Lead detached
VISUAL INSPECTION
The external wir y
 leads have blackened from the oven heat.	 The tarnishes' leads are still
conductive but
	 their solderability has dropped to zero.
	 SIN 7558 and 7561 have cracked
glass (see Figure B-1).	 SIN 7568 has a missing anode lead which came loose and
detached during burn-in (see Figure B-2).
*hFE trace present. Cannot meet stated test conditions.	 (Leaky)	 1
** FE trace very leaky.
- - - - - - - -
- - - - - - - - - - - - -- - -
- - - - - - - - - - - -
D=drift H=hysteresis Inv=inversion R=resistive S=soft Uns=unstable
3 3
IIIA
JANTX1N5r15
CONCLUSIONS:
Semtech. The paint on the Semtech devices wasI pro_ bed or conductivity at 200 volts. Several
diodes had conductive Faint averaging about
600 K-ohms. SIN 03, SIN 04 and 05 had conductive
paint, with leakages in.the milliamp range (see
Failure Verification data above). After chemically
stripping the paint and retesting, SIN 03, 04,
I
and 05 came well within the acceptable range.
Micro Semiconductor. All three samples exhibitedI significant drift in breakdown voltage and/or
leakage during the curve tracer tests (see Failure
I Verification data above). The parts seem to be
affected from surface contamination. The source of
I
the contamination is unknown, particularly since
SIN 7568 had the voltage drift problem and is
still hermetically sealed.
.01
34
i
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I
FIGURE R-1
S/N 7258 (lent) and 7260 (righL), Micro Semiconductor, 8X.
Arrows indicate cracked glass.
FTGURE R-2
S/N 7568, Micro Semiconductor, 20X.
Typical diode after loss of external wire lead.
I,)
